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In this work we report dense arrays of accumulation-mode gate-all-around Si nanowire nMOSFETs with
sub-5 nm cross-sections in a highly doped regime. The integration of local stressor technologies (both
local oxidation and metal-gate strain) to achieve P2.5 GPa uniaxial tensile stress in the Si nanowire is
reported. The deeply scaled Si nanowire including such uniaxial tensile stress shows a low-ﬁeld electron
mobility of 332 cm2/V s at room temperature, 32% higher than bulk mobility at the equivalent high chan-
nel doping. The conduction mechanism as well as high temperature performance was studied based on
the electrical characteristics from room temperature up to 400 K and a VTH drift of 1.72 mV/K and an
ionized impurity scattering-based mobility reduction were observed.
 2012 Elsevier Ltd. All rights reserved.1. Introduction tion. The oxide layer was stripped by BHF and afterward, phospho-Lately, highly single-type doped Si devices such as
accumulation-mode (AM) and junctionless (JL) MOSFETs are pro-
posed as straightforward architectures to eliminate some technical
limitations of the nano-scale MOSFETs such as ultra-abrupt junc-
tions, allowing to fabricate even shorter channel devices [1–3].
Achieving a high driving current in heavily doped and especially
in deeply scaled channels such as multi-gate nanowires and Fins
is an engineering challenge due to the limitation of carrier mobility
by ionized impurity scattering (see e.g. [4]) and the integration of
mobility boosters such as local stressors in a CMOS process ﬂow
including suspended channels.
In this paper, we represent a fabrication process to make deeply
scaled highly doped sub-5 nm Si nanowires from a top-down SOI
platform and integrate it with the local stress platforms, local oxi-
dation [5] and metal-gate strain [6], to include P2.5 GPa uniaxial
tensile stress in the channel to boost the carrier mobility in highly
doped AMOSFETs, without affecting the ION/IOFF value.2. Process ﬂow to make dense array of accumulation-mode GAA
suspended uniaxially tensile strained Si nanowire nMOSFETs
Fig. 1 represents the process ﬂow. The fabrication process is
started using 100 mm (100) Unibond SOI wafers (SOI/BOX= 340/
400 nm) with intrinsic p-type doping and 525 lm thickness. The
SOI layer was thinned down to 100 nm by sacriﬁcial dry oxida-ll rights reserved.
: +41 21 693 3640.
. Najmzadeh).rous ion implantation (20 keV, 5  1013 cm2) was done in the
presence of a 20 nm thick LTO layer as the implantation mask on
top of the SOI layer and followed by a 4 h furnace annealing at
1000 C to create a nominal 1  1018 cm3 n-type SOI layer. After-
ward, a hard mask including 15 nm of SiO2 and 80 nm of LPCVD
Si3N4 was grown/deposited on the wafer and later on, dense arrays
(8 nanowire/lm) of 10 parallel Si nanowires in h110i as well as
h100i orientations, with 20–60 nm width and 0.5–3.0 lm length,
together with the S/D pad patterns were written using e-beam
lithography (150 nm thick negative tone XR-1541-006 HSQ, expo-
sure parameters in Vistec EBPG5000: 100 keV, 3000 lC/cm2 dose).
The hard mask was etched using an anisotropic ﬂuorine based
dry etching and afterward, the SOI device layer was etched using
a HBr/O2 based dry etching to create slanted Si side-walls to shrink
the width further along the Fin to be able to deplete the highly
doped channel properly (see Fig. 2). To reduce the Fin width even
below 10 nm, round the sharp Si corners as well as accumulate
uniaxial tensile stress in the suspended Si nanowire [5], a 7 h
stress-limited dry oxidation at 925 C (0.500 L/min O2, 10.00
L/min N2), to consume nominally 9 nm of (100) Si, in the presence
of the tensile nitride hard mask was done. It is worth mentioning
that the Si consumption on the slanted Si side-walls was observed
to be 40% higher than (100) Si surface. As Figs. 1, 3 and 4
represent, Si nanowires with triangular as well as trapezoidal
cross-sections can be achieved from this process ﬂow depending
on the initial width of the Fins before oxidation.
Hot phosphoric acid (155 C) was used to strip the nitride hard
mask. Afterward, RCA (including 8 min HF dip to strip the grown
SiO2 and suspend the Si nanowires from the substrate), 5 nm
HfO2 deposition by ALD, RTA annealing (600 C, 15 min) and
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Fig. 1. Process ﬂow to make accumulation-mode GAA suspended uniaxially tensile
strained Si nanowire nMOSFETs on a SOI substrate. W30 represents the initial
30 nm nanowire width on the mask.
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compressive thin ﬁlm stress were done to make the gate stack as
well as accumulate more uniaxial tensile stress in the suspended
Si nanowires [6].
Gate patterning (including a 50/10 nm of LPCVD SixNy/LTO
mask, optical lithography and metal-gate/high-k etching), S/D ion
implantation by phosphorous and annealing (2  1020 cm3 nomi-
nal doping), metallization (Al-Si1%) and ﬁnally, post-metallization
annealing (450 C, 30 min) were the further process steps.3. Stress measurement method for the buckled gate-all-around
Si nanowires
Fig. 3 represents the top-view SEM micrograph of an array of
buckled Si nanowires right after the gate stack step, with the de-
picted TEM cross-sections. Using micro-Raman spectroscopy is
pretty challenging to measure the stress value in the channel of
such GAA Si nanowires with a high-k/metal-gate stack due to the
non-transparency of the metal-gate layer. Therefore, by assuming
a Gaussian buckling proﬁle along the Si nanowire and considering
only the represented in-plane buckling in Fig. 3, the average uniax-
ial tensile stress/strain value is estimated to be P2.5 GPa/1.5%
(assuming Si Young’s modulus of 169 GPa).
According to [7], the electron mobility enhancement is saturat-
ing in the Si-based MOSFETs by including >2.0 GPa uniaxial tensile
stress in the channel and therefore, the highest nominal electron
mobility enhancement is already expected in such bended Si nano-
wires. A more in-depth stress study in [8] reveals that the uniaxialFig. 2. SEM micrograph of a HSQ pattern including 3.0 lm long and 25 nm wide array of
side-walls, obtained using HBr/O2 chemistry (right).tensile stress/strain level for similar 2.0 lm long GAA Si nanowires
can be up to 5.6 GPa/3.3% considering both in-plane and out-of-
plane buckling using both top and tilted-view SEM micrographs.
According to [9] and as expected from the buckling proﬁle in the
SEM micrograph in Fig. 3, such strained Si nanowires are in the
elastic regime and therefore, no carrier degradation is expected
due to no plastic deformation in the channel.4. Electrical characterization
4.1. Room temperature (298 K)
A setup including a Cascade prober and a HP 4155B Semicon-
ductor Parameter Analyzer was used for electrical characterization
at different temperatures. Figs. 5 and 6 represent the transfer,
transconductance and output characteristic of a GAA AMOSFET
including an array of 10 deeply scaled Si nanowires in h110i orien-
tation, depicted SEM and TEMmicro/nanographs in Fig. 3, at 298 K.
The h110i orientated Si nanowire devices were chosen simply to
investigate the highest uniaxial tensile stress-induced performance
[7].
4.2. Demonstration of GAA deeply scaled Si nanowire as a high
performance MOSFET
To investigate high temperature performance of GAA deeply
scaled Si nanowire AMOSFETs, electrical characterization of the
same device, depicted SEM and TEM micro/nanographs in Fig. 3,
was done at 298–398 K with a 25 K step using the mentioned setup
in Section 4.1 and the transfer characteristics were plotted in Fig. 7.
Parallel to the high temperature performance MOSFET demonstra-
tion, this study will be used in Section 5.5 for further scattering
mechanism detection in nanoscale.5. Extraction of parameters and discussion
5.1. Conduction mechanism in accumulation-mode and junctionless
regimes
There is no junction in both AM and JL MOSFETs (a single type
doping) while the doping level of the channel will nominally deﬁne
the device type (heavily doped devices, >1  1019 cm3, called
junctionless). The both devices have almost the same operation
mechanism and the VFB–VTH difference can be engineered by dop-
ing level modulation in the channel. Therefore, the main operation
regime for the heavily doped devices (JL) is usually bulk
(VTH < VGS < VFB), due to the large VFB–VTH difference, and for slightly
or highly doped devices (AM) is accumulation (VGS > VFB).
Operation in the bulk regime has the advantage of less degradationnanowires in h100i orientation (left); SEM nanograph of Si Fins with 88.6 slanted
Fig. 3. SEM micrograph of a buckled array of GAA Si nanowires after the gate stack step (left); TEM nanograph from the channel (right); TEM nanograph from the cross-
section of a GAA Si nanowire (bottom). The cross-section of the Si nanowire is triangular with Wtop  4 nm.
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Fig. 4. SEM micrographs from the cross-section of the GAA triangular (W40) and trapezoidal (W50) Si nanowires, after the gate stack step.
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middle part of the channel) [10] but suffering from a non-straight
forward analytical model in this region [11].
5.2. TCAD Sentaurus Device simulation of GAA deeply scaled Si
nanowires
TCAD Sentaurus Device simulation (V. 2010.12) was used for 3D
simulation of a GAA deeply scaled rounded triangular Si nanowire
AMOSFET (see Fig. 8), with a similar cross-section depicted in the
TEM nanograph in Fig. 3, similar channel and S/D doping but a
shorter gate length (100 nm). The density-gradient model was
used in the simulations to describe the 3D quantization effects insuch a deeply scaled Si nanowire with sub-5 nm cross-section.
The transfer characteristics with and without quantum correction
at VDS = 100 mV were plotted in Fig. 8. The threshold voltage for
each case was extracted from the simulation data using the deriv-
ative of gm/ID method [12], minimizing the effect of gate-voltage
dependent mobility and series-resistance. Quantum conﬁnement
was found to upshift the threshold voltage by 45 mV, a similar
trend to the inversion-mode devices due to the higher quantized
subband energies [13,14], and degrade the drain current, as shown
in Fig. 8, from 8% in strong accumulation (VGS = 1.300 V) to 90% in
the subthreshold region (VGS = 0.200 V).
The ﬂat-band voltage of the deeply scaled GAA Si nanowire
AMOSFET was considered as a gate voltage that the electrostatic
Fig. 5. Transfer and transconductance characteristics of a GAA uniaixially tensile
strained Si nanowire AMOSFET at 298 K. The gm values were normalized to the gm
peaks (3.8  107 and 5.0  106 S for VDS = 0.100 and 1.000 V, respectively).
Fig. 6. Output characteristics of a GAA uniaxially tensile strained Si nanowire
AMOSFET at 298 K.
Fig. 7. Transfer characteristics of a GAA uniaixially tensile strained Si nanowire
AMOSFET at different temperatures.
X Y
Z
Fig. 8. The 3D structure used for TCAD Sentaurus Device simulation (top) and the
transfer characteristic results at VDS = 100 mV (bottom) with and without consid-
ering quantum mechanical effect (VTH(no QM) = 0.330 V, VTH(QM) = 0.375 V). The
gate length is 100 nm.
Fig. 9. Drain current vs. gate overdrive voltage (VGS–VTH) with and without
considering quantum mechanical effect.
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both y and z directions) without considering any quantum
mechanical effect, found to be 0.342 V (12 mV above the thresh-
old voltage).
To study better the effect of quantum conﬁnement on only the
current degradation, the drain currents are plotted vs. gate over-
drive voltage (VGS–VTH) in Fig. 9. The drain current was found todrop from 15% to 5% by increasing the gate overdrive voltage from
0.300 to 1.000 V (see Fig. 9). Therefore, the quantum effect was
found to be signiﬁcant at the ﬁrst glance combining both threshold
voltage and drain current shifts in Fig. 8, but its effect on only the
drain current degradation seems to be negligible in only strong
accumulation regime leading to extract the key MOSFET parame-
ters for a deeply scaled Si nanowire MOSFET, as a good approxima-
tion using the classical extraction methods in the strong
accumulation regime.
To understand better the conduction mechanism in such a
deeply scaled channel with corners, the electron densities at the
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Fig. 10. The simulated electron density in the cross-section of a GAA deeply scaled Si nanowire AMOSFET in different regimes (cut at the middle of the device shown in Fig. 8,
the surrounding gate dielectric is not shown): subthreshold (left, VGS = 0.100 V), between the threshold and the ﬂat-band voltage (middle, VGS = 0.340 V), above the ﬂat-band
voltage and in the strong accumulation regime (right, VGS = 1.500 V). The simulations exclude any quantum correction.
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voltages representing subthreshold, above the threshold and above
the ﬂat-band voltages. According to Fig. 10, bulk conduction is the
main conduction mechanism below the ﬂat-band voltage while in
the strong accumulation regime, surface conduction as well as cor-
ner effect plays the major rule in the conduction mechanism. As
shown in Fig. 11, the electron density distribution in the channel
cross-section is mainly rearranged by quantum conﬁnement in
the strong accumulation regime.
5.3. Analytical model in the strong accumulation regime
At the ﬁrst glance, the device represented in Fig. 3 can be seen
as a degenerate double-gate architecture and therefore, an estima-
tion of the accumulation current can be obtained from [11]. Indeed,
noting that in the linear accumulation regime (VDS < VGS–VFB), the
log terms can be discarded in the charge vs. potential and retaining
only the highest order term in Eqs. (16), (22), and (24) in [11] (an
assumption valid only in strong accumulation), we obtain (using
source as a reference):IDðVGSÞ ¼ IBulk þ IAccðVGSÞ ð1Þ
where IBulk does not increase further by VGS and this ﬁxed term in
the strong accumulation regime represents the current carried out
from a uniformly doped Si channel, ignoring the ﬁeld effect. The
accumulation current equals:
IAccðVGSÞ ¼ l  Cox Weff =L  ðVGS  VFBÞ  VDS  0:5  V2DS
h i
ð2Þ
where l, Weff, L and Cox are mobility, effective channel width, chan-
nel length and gate oxide capacitance, respectively. Apart from
these differences, such an asymptotic relationship derived for
strong accumulation reverts to the one commonly used for bulk
MOSFETs operating under high inversion. This property will serve
as a basis to extract mobility related parameters considering Weff
as the channel electrical width.
5.4. Low-ﬁeld electron mobility extraction in accumulation regime
Since the bulk current does not change above VFB and not con-
tributing signiﬁcantly in the conduction in that regime, low-ﬁeld
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Fig. 11. The simulated electron density in the cross-section of a GAA deeply scaled
Si nanowire AMOSFET considering quantum correction (cut at the middle of the
device, the surrounding gate dielectric is not shown), above the ﬂat-band voltage
and in the strong accumulation regime (VGS = 1.500 V). The electron density in the
channel cross-section is rearranged by quantum conﬁnement.
Fig. 12. Low-ﬁeld electron mobility dependence on temperature for a GAA
uniaxially tensile strained Si nanowire AMOSFET. The extracted c is 0.966.
Fig. 13. VTH and low-ﬁeld electron mobility extraction of an AMOSFET using the
transconductance change [24] and ID=
ﬃﬃﬃﬃﬃﬃ
gm
p
[15] methods.
Fig. 14. Temperature dependence of threshold voltage and subthreshold slope of a
GAA uniaxially tensile strained Si nanowire AMOSFET.
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simply using the ID=
ﬃﬃﬃﬃﬃﬃ
gm
p
method [15] in the strong accumulationregime, independent of series resistance and mobility attenuation
factor. To extract the low-ﬁeld electron mobility, a cylindrical
model, similar to [16], was used to expect the Cox value for the
GAA deeply scaled nanowires.
In this work, the extracted low-ﬁeld electron mobility at
VDS = 100 mV is 332 cm2/V s, 32% higher than bulk Si electron
mobility at the same level of doping (1  1018 cm3) [17], which
is an evidence of including uniaxial tensile stress in the channel,
and possibly a higher level can be achieved in this level of stress
[7] in the case of an optimum dielectric-channel interface quality
especially for the deeply scaled channels [18].5.5. Scattering mechanism in deeply scaled highly doped Si nanowires
Fig. 12 depicts the low-ﬁeld electron mobility at different tem-
peratures for a single deeply scaled AMOSFET device. According to
[19], the carrier mobility in the scattering regime (T > 100 K) is
varying by temperature according to the following trend:
lðTÞ=lðT0Þ ¼ ðT=T0Þc ð3Þ
where T0 = 298 K. According to Fig. 12, c = 0.966 which is quite low-
er than 2.5, reported for the GAA Si nanowire MOSFETs with intrin-
sic doping level [20]. Our experiment in [21] is also reporting a
similar c value for the GAA triangular Si nanowires with a slightly
bigger cross-section (sub-20 nm) with the same doping level. All
the three studies in [20–22] are in line with the previous reports
for intrinsic or low-doped Si [23] being explained by the dominant
role of ionized impurity scattering in highly doped Si MOSFETs,
even for the deeply scaled Si nanowires.5.6. Threshold voltage extraction
The threshold voltage of a MOSFET, in general, can be extracted
using the transconductance change (TC) method [24], quasi-inde-
pendent of series resistance and no need to any accurate analytical
model. Interestingly, as shown in Fig. 13, the TC peak is located al-
most at the expected (theoretical) threshold voltage from the lin-
ear part of the transfer characteristic. It is worth mentioning that
the derivative of gm/ID method to extract the threshold voltage
[12], used in Section 5.2 for the simulation data could not provide
consistent results using the measurement data. Fig. 14 represents a
VTH drift of 1.72 mV/K (smaller than 2.1 mV/K, the prior re-
ported value for a deeply scaled GAA low doped Si nanowire in
[20]) and a subthreshold slope change of 0.404%/K (with sub-
threshold slope of 106 mV/dec. at room temperature) for the
298–398 K temperature range.
120 M. Najmzadeh et al. / Solid-State Electronics 74 (2012) 114–120Since the accumulation-mode and junctionless transistors work
in a simple MOSFET-like manner only above the ﬂat-band voltage
but not above the threshold voltage [11], direct extraction of the
ﬂat-band voltage as a key MOSFET parameter from the character-
ization data seem to be pretty necessary. At the ﬁrst glance, the
VFB value is expected to be extracted using the intersect of the
two quasi-straight lines above the threshold voltage corresponding
to the bulk and accumulation regimes in the transfer characteristic
[25] or using ID/
ﬃﬃﬃﬃﬃﬃ
gm
p
in the strong accumulation regime as an
approximation [21,22]. TCAD Sentaurus Device simulation reveals
that the VFB–VTH difference for the deeply scaled cross-section in
Fig. 5 is 12 mV at 1  1018 cm3 phosphorous doping level and
at 298 K. Therefore, the direct VFB extraction from e.g. the transfer
characteristic of our deeply scaled Si nanowire MOSFETs is almost
beyond the accuracy of the extraction methods and the VFB value
simply should be approximated using the TCAD simulations at var-
ious temperatures. It is also worth mentioning that the both men-
tioned VFB extraction methods seem to be pretty sensitive to the
series resistance for the multi-gate scaled devices (see [26,12])
and several efforts should be addressed to the extraction methods
for such multi-gate scaled devices.
6. Conclusion
We demonstrated dense array of accumulation-mode gate-all-
around deeply scaled top-down Si nanowire nMOSFET with
cross-section smaller than 5 nm on a SOI substrate with an elec-
tron mobility boost due to P2.5 GPa uniaxial tensile stress in the
channel. The GAA deeply scaled Si nanowires were demonstrated
as high temperature performance MOSFETs in a temperature range
from 298 K to 398 K. Finally, the scattering mechanismwas studied
in deeply scaled Si nanowires and in a highly doped regime and an
ionized impurity based scattering was observed.Acknowledgements
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